Computer Organization and Architecture Designing for Performance

11th Edition



Chapter 12

Digital Logic



Copyright © 2019, 2016, 2013 Pearson Education, Inc. All Rights Reserved

Boolean Algebra

- Mathematical discipline used to design and analyze the behavior of the digital circuitry in digital computers and other digital systems
- Named after George Boole
 - English mathematician
 - Proposed basic principles of the algebra in 1854
- Claude Shannon suggested Boolean algebra could be used to solve problems in relay-switching circuit design
- Is a convenient tool:
 - Analysis
 - It is an economical way of describing the function of digital circuitry

- Design
 - Given a desired function, Boolean algebra can be applied to develop a simplified implementation of that function

Table 12.2Correspondence Between Boolean Algebraand Operations on Sets

	Boolean		Sets
Function	Description	Function	Description
A AND B	1 if and only if A and B are 1	A ∩ B	Set of elements that belong to both A and B (intersection)
A OR B	1 if A or B or both are 1; 0 if both A and B are 0	ΑUΒ	Set of elements that belong to A or B or both (union)
A OR B	1 if and only if A is 0	Ā	Set of elements not in A (complement of A)
O			

Boolean Variables and Operations

- Makes use of variables and operations
 - Are logical
 - A variable may take on the value 1 (TRUE) or 0 (FALSE)
 - Basic logical operations are AND, OR, and NOT
- AND
 - Yields true (binary value 1) if and only if both of its operands are true
 - In the absence of parentheses the AND operation takes precedence over the OR operation
 - When no ambiguity will occur the AND operation is represented by simple concatenation instead of the dot operator
- OR
 - Yields true if either or both of its operands are true
- NOT
 - Inverts the value of its operand

Table 12.1 Image: Constraint of the second seco

(a) Boolean Operators of Two Input Variables

А	В	NOT A (A)	A AND B (A · B)	A OR B (A + B)	A NAND B (A · B)	A NOR B (A + B)	A XOR B (A ⊕ B)
0	0	1	0	0	1	1	0
0	1	1	0	1	1	0	1
1	0	0	0	1	1	0	1
1	1	0	1	1	0	0	0

(b) Boolean Operators Extended to More than Two Inputs (A, B, . . .)

Operation	Expression	Output = 1 if
AND	A · B ·	All of the set {A, B,} are 1.
OR	A + B +	Any of the set {A, B,} are 1.
NAND	A · B ·	Any of the set {A, B,} are 0.
NOR	A + B +	All of the set {A, B,} are 0.
XOR	A ⊕ B ⊕	The set {A, B,} contains an odd number of ones.





Table 12.3Image: Constraint of the second secon

	Basic Postulates		
		Commutative Laws Distributive Laws Identity Elements Inverse Elements	0
	Other Identities		ີ
		Associative Laws DeMorgan's Theorem	9
O		2022 O Sta Rica	

Figure 12.3 (a) Basic Logic Gates









COLATTO

Table 12.4Image: Constraint of the second secon





Figure 12.7 (a) (b) (c) Product-of-Sums Implementation of Table 12.4 B A. 0 В <mark>—</mark> F С 2022 В B 15

Figure 12.8 O O O O O O Simplified Implementation of Table 12.4

Universidad de Costa Rica 16

R

F

Α

Figure 12.9 \bigcirc **The Use of Karnaugh Maps to Represent Boolean Functions** BC AB





co. Arrov



Table 12.5Image: Constraint of the constr

	Numbor		Inj	out		Number		Out	put		
0-	Number	Α	В	С	D	Number	W	Х	Y	Z	
	0	0	0	0	0	1	0	0	0	1	
\bigcirc	1	0	0	0	1	2	0	0	1	0	
	2	0	0	1	0	3	0	0	1	1	
	3	0	0	1	1	4	0	1	0	0	
	4	0	1	0	0	5	0	1	0	1	
	5	0	1	0	1	6	0	1	1	0	
0-	6	0	1	1	0	7	0	1	1	1	
	7	0	1	1	1	8	1	0	0	0	
	8	0	0	0	0	9	1	0	0	1	
	9	1	0	0	1	0	0	0	0	0	
		. 1	0	1	0		d	d	d	d	
	Darrit	1	0	1	1		d	d	d	d	
	Don't	1	1	0	0		d	d	d	d	
		1	1	0	1		d	d	d	d	
		1	1	1	0		d	d	d	d	
		1	1	1	1		d	d	d	d	

ad de Costa Rica



Table 12.6 Image: Comparison of the second seco

(fc	or F =ABCD +AB	CD +ABC	D +ABCD	+ĀBCD	+ĀBCD	+ĀBĒD	+ĀBĒD)	-0
	Product Term	Index	А	В	С	D			-0
[1	0	0	0	1		-0	
		5	0	1	0	1			-0
		6	0	1	1	0		-	
		12	1	1	0	0			
		7	0	1	1	1			-0
		11	1	0	1	1			
		13	1	1	0	1			
	ABCD	15	1	1	1	1			
	(0		0	0	0			\square
									22

Table 12.7 O O O O Last Stage of Quine-McCluskey Method



Table 12.8Image: Colored state4-to-1 MultiplexerTruth Table

Figure 12.15 O O O O

S2

D0 -

D1 -

D2 ·

DЗ

S1

Universidad de Costa Ric

0

.

E

Figure 12.19 O

Read-Only Memory (ROM)

- Memory that is implemented with combinational circuits
 - Combinational circuits are often referred to as "memoryless" circuits because their output depends only on their current input
 and no history of prior inputs is retained
- Memory unit that performs only the read operation
 - Binary information stored in a ROM is permanent and is created during the fabrication process
 - A given input to the ROM (address lines) always produces the same output (data lines)
 - Because the outputs are a function only of the present inputs, ROM is a combinational circuit

Jniversidad de Costa Rica

Table 12.9Image: Comparison of the second secon

		Ir	nput			Οι	utput		
	X ₁	X ₂	X ₃	X ₄	Z ₁	Z ₂	Z ₃	Z ₄	
	0	0	0	0	0	0	0	0	b
	0	0	0	1	0	0	0	1	F
	0	0	1	0	0	0	1	1	E
	0	0	1	1	0	0	1	0	E
	0	1	0	0	0	1	1	0	
0	0	1	0	1	0	1	1	1	
	0	1	1	0	0	1	0	1	b —c
	0	1	1	1	0	1	0	0	6
	1	0	0	0	1	0	0	0	Б.
	1	0	0	1	1	0	0	1	E-r
	1	0	1	0	1	0	1	1	
	1	0	1	1	1	0	1	0	
	1	1	0	0	1	1	1	0	
	1	1	0	1	1	1	1	1	
	1	1	1	0	1	1	0	1	
	1	1	1	1	1	1	0	0	
		0	C		0	C		0	

co. Arrol

Table 12.10 Image: Color <th

CO. AITOV

Figure 12.23 Construction of a 32-Bit Adder Using 8-Bit Adders

Flip-Flops

- Simplest form of sequential circuit
- There are a variety of flip-flops, all of which share two properties:
 - The flip-flop is a bistable device. It exists in one of two states and, in the absence of input, remains in that state. Thus, the flip-flop can function as a 1-bit memory.

•

40

2. The flip-flop has two outputs, which are always the complements of each other.

Universidad de Costa Rica

co. Arroy

Table 12.12The S-R Latch

	(a) Cł	naracteristi	c Table
	Current Inputs	Current State	Next State
0	SR	Q _n	Q _{<i>n</i>+1}
	00	0	0
\bigcirc	00	1	1
	01	0	0
\bigcirc	01	1	0
	10	0	1
\bigcirc	10	1	1
	11	0	_
\bigcirc	11	1	_

) 				_	
L,	(b) Simpl			-	
	A	В	Q _{n+1}	_	
	0	0	\mathbf{Q}_n		
	0	1	0	D	$- \circ$
	1	0	1		
	1	1	_	K –	
				<u>5</u>	
			2022	<u>5</u>	-0

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		(c) Response to Series of Inputs												
S 1 0 0 0 0 0 0 1 0 R 0 0 0 1 0 0 1 0	t	0	1	2	3	4	5	6	7	8	9			
R 0 0 1 0 0 1 0 0 1 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0	S	1	0	0	0	0	0	0	0	1	0			
Q_{n+1} 1 1 1 0 0 0 0 0 1 1	R	0	0	0	1	0	0	1	0	0	0			
	Q _{<i>n</i>+1}	1	1	1	0	0	0	0	0	1	1	C		

Jniversidad de Costa Rica

Figure 12.29 Basic Flip-Flops

Counter

- A register whose value is easily incremented by 1 modulo the capacity of the register
- After the maximum value is achieved the next increment sets the counter value to 0
- An example of a counter in the CPU is the program counter
- Can be designated as:
 - Asynchronous
 - Relatively slow because the output of one flip-flop triggers a change in the status of the next flip-flop
 - Synchronous
 - All of the flip-flops change state at the same time
 - Because it is faster it is the kind used in CPUs

Table 12.13Image: Constraint of the second seco

Programmable Logic Device (PLD)

A general term that refers to any type of integrated circuit used for implementing digital hardware, where the chip can be configured by the end user to realize different designs. Programming of such a device often involves placing the chip into a special programming unit, but some chips can also be configured "in-system." Also referred to as a field- programmable device (FPD). **Programmable Logic Array (PLA)**

A relatively small PLD that contains two levels of logic, an AND-plane and an OR- plane, where both levels are programmable.

Programmable Array Logic (PAL)

A relatively small PLD that has a programmable AND-plane followed by a fixed OR-plane. **Simple PLD (SPLD)**

A PLA or PAL.

Complex PLD (CPLD)

 $\overline{\mathbf{O}}$

 \odot

 $\overline{\bullet}$

A more complex PLD that consists of an arrangement of multiple SPLD-like blocks on a single chip.

Field- Programmable Gate Array (FPGA)

A PLD featuring a general structure that allows very high logic capacity. Whereas CPLDs feature logic resources with a wide number of inputs (AND planes), FPGAs offer more narrow logic resources. FPGAs also offer a higher ratio of flip- flops to logic resources than do CPLDs. **Logic Block**

A relatively small circuit block that is replicated in an array in an FPD. When a circuit is implemented in an FPD, it is first decomposed into smaller subcircuits that can each be mapped into a logic block. The term *logic block* is mostly used in the context of FPGAs, but it could also refer to a block of circuitry in a CPLD.

Iniversidad de Costa Rica

Figure 12.34 An Example of a Programmable Logic Array (PLA)

 $AB\overline{C} + \overline{AB} = \overline{AB} + A\overline{C}$

02

2022

AB

 \overline{AC}

Figure 12.36 A Simple FPGA Logic Block

Summary

Chapter 12

- Boolean Algebra
- Gates
- Combinational Circuits
 - Implementation of Boolean
 - Functions
 - Multiplexers
 - Decoders
 - Read-Only-Memory
 - Adders

Sequential Circuits

Digital

Logic

- Flip-Flops
- Registers
- Counters

Array

- Programmable Logic Devices
 - Programmable Logic Array
 - Field-Programmable Gate

a Rica

Copyright

This work is protected by United States copyright laws and is provided solely for the use of instructions in teaching their courses and assessing student learning. dissemination or sale of any part of this work (including on the World Wide Web) will destroy the integrity of the work and is not permitted. The work and materials from it should never be made available to students except by instructors using the accompanying text in their classes. All recipients of this work are expected to abide by these restrictions and to honor the intended pedagogical purposes and the needs of other instructors who rely on these materials.

Universidad de Costa Rica