


Computer Organization and Architecture

Designing for Performance

11th Edition



Chapter 14

Instruction Sets:
Addressing Modes and
Formats

Addressing Modes




Figure 14.1

Addressing Modes




Table 14.1

Basic Addressing Modes

Mode	Algorithm	Principal Advantage	Principal Disadvantage
Immediate	Operand = A	No memory reference	Limited operand magnitude
Direct	EA = A	Simple	Limited address space
Indirect	EA = (A)	Large address space	Multiple memory references
Register	EA = R	No memory reference	Limited address space
Register indirect	EA = (R)	Large address space	Extra memory reference
Displacement	EA = A + (R)	Flexibility	Complexity
Stack	EA = top of stack	No memory reference	Limited applicability

Immediate Addressing

- Simplest form of addressing
- Operand = A
- This mode can be used to define and use constants or set initial values of variables
 - Typically the number will be stored in twos complement form
 - The leftmost bit of the operand field is used as a sign bit
- Advantage:
 - No memory reference other than the instruction fetch is required to obtain the operand, thus saving one memory or cache cycle in the instruction cycle
- Disadvantage:
 - The size of the number is restricted to the size of the address field, which, in most instruction sets, is small compared with the word length

2022

Direct Addressing

Address field contains the effective address of the operand

Effective address (EA) = address field (A)

Was common in earlier generations of computers

Requires only one memory reference and no special calculation

Limitation is that it provides only a limited address space

Indirect Addressing

- Reference to the address of a word in memory which contains a full-length address of the operand
- $EA = (A)$
 - Parentheses are to be interpreted as meaning *contents of*
- Advantage:
 - For a word length of N an address space of 2^N is now available
- Disadvantage:
 - Instruction execution requires two memory references to fetch the operand
 - One to get its address and a second to get its value
- A rarely used variant of indirect addressing is multilevel or cascaded indirect addressing
 - $EA = (\dots (A) \dots)$
 - Disadvantage is that three or more memory references could be required to fetch an operand

2022

Register Addressing

Address field refers to a register rather than a main memory address

$$EA = R$$

Advantages:

- Only a small address field is needed in the instruction
- No time-consuming memory references are required

Disadvantage:

- The address space is very limited

Register Indirect Addressing

- Analogous to indirect addressing
 - The only difference is whether the address field refers to a memory location or a register
- $EA = (R)$
- Address space limitation of the address field is overcome by having that field refer to a word-length location containing an address
- Uses one less memory reference than indirect addressing

2022

Displacement Addressing

- Combines the capabilities of direct addressing and register indirect addressing
- $EA = A + (R)$
- Requires that the instruction have two address fields, at least one of which is explicit
 - The value contained in one address field (value = A) is used directly
 - The other address field refers to a register whose contents are added to A to produce the effective address
- Most common uses:
 - Relative addressing
 - Base-register addressing
 - Indexing

2022

Relative Addressing

The implicitly referenced register is the program counter (PC)

- The next instruction address is added to the address field to produce the EA
- Typically the address field is treated as a two's complement number for this operation
- Thus the effective address is a displacement relative to the address of

Exploits the concept of locality

Saves address bits in the instruction if most memory references are relatively near to the instruction being executed

Base-Register Addressing

- The referenced register contains a main memory address and the address field contains a displacement from that address
- The register reference may be explicit or implicit
- Exploits the locality of memory references
- Convenient means of implementing segmentation
- In some implementations a single segment base register is employed and is used implicitly
- In others the programmer may choose a register to hold the base address of a segment and the instruction must reference it explicitly

2022

Indexing

- The address field references a main memory address and the referenced register contains a positive displacement from that address
- The method of calculating the EA is the same as for base-register addressing
- An important use is to provide an efficient mechanism for performing iterative operations
- Autoindexing
 - Automatically increment or decrement the index register after each reference to it
 - $EA = A + (R)$
 - $(R) \square (R) + 1$
- Postindexing
 - Indexing is performed after the indirection
 - $EA = (A) + (R)$
- Preindexing
 - Indexing is performed before the indirection
 - $EA = (A + (R))$

2022

Stack Addressing

- A stack is a linear array of locations
 - Sometimes referred to as a *pushdown list* or *last-in-first-out queue*
- A stack is a reserved block of locations
 - Items are appended to the top of the stack so that the block is partially filled
- Associated with the stack is a pointer whose value is the address of the top of the stack
 - The stack pointer is maintained in a register
 - Thus references to stack locations in memory are in fact register indirect addresses
- Is a form of implied addressing
- The machine instructions need not include a memory reference but implicitly operate on the top of the stack

2022

Figure 14.2

x86 Addressing Mode Calculation




Table 14.2

x86 Addressing Modes

Mode	Algorithm
Immediate	Operand = A
Register Operand	LA = R
Displacement	LA = (SR) + A
Base	LA = (SR) + (B)
Base with Displacement	LA = (SR) + (B) + A
Scaled Index with Displacement	LA = (SR) + (I) × S + A
Base with Index and Displacement	LA = (SR) + (B) + (I) + A
Base with Scaled Index and Displacement	LA = (SR) + (I) × S + (B) + A
Relative	LA = (PC) + A

LA = linear address

(X) = contents of X

SR = segment register

PC = program counter

A = contents of an address field in the instruction

R = register


B = base register

I = index register

S = scaling factor

Figure 14.3

ARM Indexing Methods



2022


ARM Data Processing Instruction Addressing and Branch Instructions

- Data processing instructions
 - Use either register addressing or a mixture of register and immediate addressing
 - For register addressing the value in one of the register operands may be scaled using one of the five shift operators
- Branch instructions
 - The only form of addressing for branch instructions is immediate
 - Instruction contains 24 bit value
 - Shifted 2 bits left so that the address is on a word boundary
 - Effective range $\pm 32\text{MB}$ from from the program counter

Figure 14.4

ARM Load/Store Multiple Addressing

LDM_{bxx} r10, {r0, r1, r4}
 STM_{bxx} r10, {r0, r1, r4}



Instruction Formats

Define the layout of the bits of an instruction, in terms of its constituent fields

Must include an opcode and, implicitly or explicitly, indicate the addressing mode for each operand

For most instruction sets more than one instruction format is used

Instruction Length

- Most basic design issue
- Affects, and is affected by:
 - Memory size
 - Memory organization
 - Bus structure
 - Processor complexity
 - Processor speed
- Should be equal to the memory-transfer length or one should be a multiple of the other
- Should be a multiple of the character length, which is usually 8 bits, and of the length of fixed-point numbers

Allocation of Bits

Number of addressing modes

Number of operands

Register versus memory


Number of register sets

Address range

Address granularity

Figure 14.5

PDP-8 Instruction Formats




D/I = Direct/Indirect address
 Z/C = Page 0 or Current page
 CLA = Clear Accumulator
 CLL = Clear Link
 CMA = CoMplement Accumulator
 CML = CoMplement Link
 RAR = Rotate Accumulator Right
 RAL = Rotate Accumulator Left
 BSW = Byte SWap

IAC = Increment A Ccumulator
 SMA = Skip on Minus Accumulator
 SZA = Skip on Zero Accumulator
 SNL = Skip on Nonzero Link
 RSS = Reverse Skip Sense
 OSR = Or with Switch Register
 HLT = HaLT
 MQA = Multiplier Quotient into Accumulator
 MQL = Multiplier Quotient Load

Figure 14.6

PDP-10 Instruction Format




Variable-Length Instructions

- Variations can be provided efficiently and compactly
- Increases the complexity of the processor
- Does not remove the desirability of making all of the instruction lengths integrally related to word length
 - Because the processor does not know the length of the next instruction to be fetched a typical strategy is to fetch a number of bytes or words equal to at least the longest possible instruction
 - Sometimes multiple instructions are fetched

Figure 14.7

Instruction Formats for the PDP-11



Numbers below fields indicate bit length
 Source and Destination each contain a 3-bit addressing mode field and a 3-bit register number
 FP indicates one of four floating-point registers
 R indicates one of the general-purpose registers
 CC is the condition code field

2022

Figure 14.8


Example of VAX Instructions

Hexadecimal Format	Explanation	Assembler Notation and Description												
<div style="text-align: center;"> ← 8 bits → <table border="1" style="margin: auto;"> <tr><td>0</td><td>5</td></tr> </table> </div>	0	5	Opcode for RSB	RSB Return from subroutine										
0	5													
<table border="1" style="margin: auto;"> <tr><td>D</td><td>4</td></tr> <tr><td>5</td><td>9</td></tr> </table>	D	4	5	9	Opcode for CLRL Register R9	CLRL R9 Clear register R9								
D	4													
5	9													
<table border="1" style="margin: auto;"> <tr><td>B</td><td>0</td></tr> <tr><td>C</td><td>4</td></tr> <tr><td>6</td><td>4</td></tr> <tr><td>0</td><td>1</td></tr> <tr><td>A</td><td>B</td></tr> <tr><td>1</td><td>9</td></tr> </table>	B	0	C	4	6	4	0	1	A	B	1	9	Opcode for MOVW Word displacement mode, Register R4 356 in hexadecimal Byte displacement mode, Register R11 25 in hexadecimal	MOVW 356(R4), 25(R11) Move a word from address that is 356 plus contents of R4 to address that is 25 plus contents of R11
B	0													
C	4													
6	4													
0	1													
A	B													
1	9													
<table border="1" style="margin: auto;"> <tr><td>C</td><td>1</td></tr> <tr><td>0</td><td>5</td></tr> <tr><td>5</td><td>0</td></tr> <tr><td>4</td><td>2</td></tr> <tr><td>D</td><td>F</td></tr> <tr><td></td><td></td></tr> </table>	C	1	0	5	5	0	4	2	D	F			Opcode for ADDL3 Short literal 5 Register mode R0 Index prefix R2 Indirect word relative (displacement from PC) Amount of displacement from PC relative to location A	ADDL3 #5, R0, @A[R2] Add 5 to a 32-bit integer in R0 and store the result in location whose address is sum of A and 4 times the contents of R2
C	1													
0	5													
5	0													
4	2													
D	F													

2022

Figure 14.9


x86 Instruction Format



2022

Figure 14.10

ARM Instruction Formats



2022

- S – For data processing instructions, signifies that the instruction updates the condition codes
- S – For load/store multiple instructions, signifies whether instruction execution is restricted to supervisor mode
- P, U, W = bits that distinguish among different types of addressing mode
- B – Distinguishes between an unsigned byte (B==1) and a word (B==0) access
- L – For load/store instructions, distinguishes between a Load (L==1) and a Store (L==0)
- L = For branch instructions, determines whether a return address is stored in the link register

Figure 14.11

Examples of Use of ARM Immediate Constants





Figure 14.12

Expanding a Thumb ADD Instruction into its ARM Equivalent




Thumb-2 Instruction Set

- The only instruction set available on the Cortex-M microcontroller products
- Is a major enhancement to the Thumb instruction set architecture (ISA)
 - Introduces 32-bit instructions that can be intermixed freely with the older 16-bit Thumb instructions
 - Most 32-bit Thumb instructions are unconditional, whereas almost all ARM instructions can be conditional
 - Introduces a new If-Then (IT) instruction that delivers much of the functionality of the condition field in ARM instructions
- Delivers overall code density comparable with Thumb, together with the performance levels associated with the ARM ISA
- Before Thumb-2 developers had to choose between Thumb for size and ARM for performance

Figure 14.13

Thumb-2 Encoding



Halfword 1 [15:13]	Halfword1 [12:11]	Length	Functionality
Not 111	xx	16 bits (1 halfword)	16 bit Thumb instruction
111	00	16 bits (1 halfword)	16-bit Thumb unconditional branch instruction
111	Not 00	32 bits (2 halfwords)	32-bit Thumb-2 instruction

Summary

Chapter 14

- Addressing modes

- Immediate addressing
- Direct addressing
- Indirect addressing
- Register addressing
- Register indirect addressing
- Displacement addressing
- Stack addressing

- Instruction Sets:
Addressing Modes
and Formats

- x86 addressing modes
- ARM addressing modes
- Instruction formats
 - Instruction length
 - Allocation of bits
 - Variable-length instructions
- X86 instruction formats
- ARM instruction formats