### **Computer Organization and Architecture** Designing for Performance

### 11<sup>th</sup> Edition



### Chapter 16

Processor Structure and Function



Copyright © 2019, 2016, 2013 Pearson Education, Inc. All Rights Reserved

## **Processor Organization**

### **Processor Requirements:**

- Fetch instruction
  - The processor reads an instruction from memory (register, cache, main memory)
- Interpret instruction
  - The instruction is decoded to determine what action is required
- Fetch data
  - The execution of an instruction may require reading data from memory or an I/O module
- Process data
  - The execution of an instruction may require performing some arithmetic or logical operation on data
- Write data
  - The results of an execution may require writing data to memory or an I/O module
- In order to do these things the processor needs to store some data temporarily and therefore needs a small internal memory

### Figure 16.1 $\odot$ $\bigcirc$ $\bigcirc$ **Internal Structure of the CPU** Arithmetic and logic unit Status flags • Registers Shifter Internal CPU bus 0 Complementer $\odot$ Arithmetic and 20 Boolean 22 logic Control unit Control paths

CO. Arrov

## **Register Organization**

- Within the processor there is a set of registers that function as a level of memory above main memory and cache in the hierarchy
- The registers in the processor perform two roles:
  - User-Visible Registers
- Enable the machine or assembly language programmer to minimize main memory references by optimizing use of registers

- Control and Status Registers
- Used by the control unit to control the operation of the processor and by privileged operating system programs to control the execution of programs

## **User-Visible Registers**

## Categories:

Referenced by means of the machine language that the processor executes

- General purpose
  - Can be assigned to a variety of functions by the programmer
- Data
  - May be used only to hold data and cannot be employed in the calculation of an operand address
- Address
  - May be somewhat general purpose or may be devoted to a particular addressing mode
  - Examples: segment pointers, index registers, stack pointer
- Condition codes
  - Also referred to as flags
  - Bits set by the processor hardware as the result of operations

# Table 16.1 Condition Codes

	Advantages		Disadvantages	
1.	Because condition codes are set by normal arithmetic and data movement instructions, they should reduce the number of COMPARE and TEST instructions needed.	1. C t c v r	Condition codes add complexity, both to he hardware and software. Condition code bits are often modified in different ways by different instructions, making life more difficult for both the	
2. Conditi	Conditional instructions such as BRANCH	r	nicroprogrammer and compiler writer.	
	are simplified relative to composite instructions, such as TEST and BRANCH.	2. C	Condition codes are irregular; they are ypically not part of the main data path, so	
3. Condition co	Condition codes facilitate multiway	t	they require extra hardware connections	
	branches. For example, a TEST instruction can be followed by two branches, one on less than or equal to zero and one on greater than zero.	3. ( s s	Often condition code machines must add special non-condition-code instructions for special situations anyway, such as bit checking, loop control, and atomic	
4. Condit	Condition codes can be saved on the	S	semaphore operations.	
	stack during subroutine calls along with other register information.	4. I c a	n a pipelined implementation, condition codes require special synchronization to avoid conflicts.	

0

# Control and Status Registers

Four registers are essential to instruction execution:

Program counter (PC)

Contains the address of an instruction to be fetched

Instruction register (IR)

Contains the instruction most recently fetched

- Memory address register (MAR)
  - Contains the address of a location in memory<sup>22</sup>
- Memory buffer register (MBR)
  - Contains a word of data to be written to memory or the word most recently read









# Figure 16.4 **O O O O O Instruction Cycle State Diagram**









**Pipelining Strategy** To apply this concept to instruction Similar to the use execution we must of an assembly line recognize that an instruction has a in a manufacturing plant number of stages New inputs are 2022 accepted at one end before previously accepted inputs appear as outputs at the other end





## **Additional Stages**

- Fetch instruction (FI)
  - Read the next expected instruction into a buffer
- Decode instruction (DI)
  - Determine the opcode and the operand specifiers
- Calculate operands (CO)
  - Calculate the effective address of each source operand
  - This may involve displacement, register indirect, indirect, or other forms of address calculation

Fetch operands (FO)

- Fetch each operand from memory
- Operands in registers need not be fetched
- Execute instruction (EI)
  - Perform the indicated operation and store the result, if any, in the specified destination operand location
- Write operand (WO)

Store the result in memory



EO. Arrov

# Figure 16.11 **OCCUPY OF STATES OF ST**





		FI	DI	со	FO	EI	wo	<b>YIY</b>	FI	DI	со	FO	EI	wo	
	1	11		٢				<u>n n n</u>	11						
<u> </u>	2	12	11					2	12	11					-0
	3-	13	12	11				3	13	12	11				
<b>O</b>	4	14	13	12	11			4	<b>I4</b>	13	12	11		-	-0
	3	15	I4	13	12	11		5	15	<b>I4</b>	13	12	11		
0-	6 م	16	15	14	13	12	11	6	16	15	I4	I3	12	11	-0
	E 7	17	16	15	14	I3	12	7	17	16	15	I4	13	12	
	-8	18	17	16	15	14	13	8	115					13	
0-	9	19	18	17	16	15	14	9	116	115	02	2	П		-0
	10		19	18	17	16	15	10		116	115				
	11			19	18	17	16	<b>ΥΥ</b> <sup>μ</sup>	Γ	T	116	115			<b>ETT</b>
	12				19	18	17					116	115		
	13					19	18	13					116	115	
	14				5	(	19		0		$\odot$			116	()
			-											-	

# Figure 16.14 **Speedup Factors with Instruction Pipelining**



CO. Arrov





co. Arro



## **Types of Data Hazard**

- Read after write (RAW), or true dependency
  - An instruction modifies a register or memory location
    - Succeeding instruction reads data in memory or register location
    - Hazard occurs if the read takes place before write operation is complete
- Write after read (WAR), or antidependency
  - An instruction reads a register or memory location
  - Succeeding instruction writes to the location
  - Hazard occurs if the write operation completes before the read operation takes place
- Write after write (WAW), or output dependency
  - Two instructions both write to the same location
  - Hazard occurs if the write operations take place in the reverse order of the intended sequence

## **Control Hazard**

- Also known as a branch hazard
- Occurs when the pipeline makes the wrong decision on a branch prediction
- Brings instructions into the pipeline that must subsequently be discarded

2022

- Dealing with Branches:
  - Multiple streams
  - Prefetch branch target
  - Loop buffer
  - Branch prediction
  - Delayed branch

## **Multiple Streams**

A simple pipeline suffers a penalty for a branch instruction because it must choose one of two instructions to fetch next and may make the wrong choice

A brute-force approach is to replicate the initial portions of the pipeline and allow the pipeline to fetch both instructions, making use of two streams

### Drawbacks:

- With multiple pipelines there are contention delays for access to the registers and to memory
- Additional branch instructions may enter the pipeline before the original branch decision is resolved

## **Prefetch Branch Target**

- When a conditional branch is recognized, the target of the branch is prefetched, in addition to the instruction following the branch
- Target is then saved until the branch instruction is executed
- If the branch is taken, the target has already been prefetched

2022

• IBM 360/91 uses this approach

# Loop Buffer

- Small, very-high speed memory maintained by the instruction fetch stage of the pipeline and containing the *n* most recently fetched instructions, in sequence
- Benefits:
  - Instructions fetched in sequence will be available without the usual memory access time
  - If a branch occurs to a target just a few locations ahead of the address of the branch instruction, the target will already be in the buffer

This strategy is particularly well suited to dealing with loops

- Similar in principle to a cache dedicated to instructions
  - Differences:
    - The loop buffer only retains instructions in sequence
    - Is much smaller in size and hence lower in cost



## **Branch Prediction**

 Various techniques can be used to predict whether a branch will be taken:

1. Predict never taken

Predict always taken

3. Predict by opcode

These approaches are static

 They do not depend on the execution history up to the time of the conditional branch instruction

4. Taken/not taken switch

5. Branch history table

These approaches are dynamic

They depend on the execution history







# Intel 80486 Pipelining





### **Figure 16.22 O Approaches to Pipeline Organization** Register Register File File WB WB ID ÓF EX ID ÓΕ EX IF l Cache D Cache L1 Cache 2022 (b) Performance Enhancements (a) Simple Pipeline Organization





#### (a) Integer Unit in 32-bit Mode

Туре	Number	Length (bits)	Purpose	$\mathbf{O}$
General	8	32	General-purpose user registers	
Segment	6	16	Contain segment selectors	
EFLAGS	1	32	Status and control bits	
Instruction Pointer	1	32	Instruction pointer	<b>Table 16 2</b>

(b) Integer Unit in 64-bit Mode

Туре	Number	Length (bits)	Purpose
General	16	32	General-purpose user registers
Segment	6	16	Contain segment selectors
RFLAGS	1	64	Status and control bits
Instruction Pointer	1	64	Instruction pointer

#### (c) Floating-Point Unit

Туре	Number	Length (bits)	Purpose
Numeric	8	80	Hold floating-point numbers
Control	1	16	Control bits
Status	1	16	Status bits
Tag Word	1	16	Specifies contents of numeric registers
Instruction Pointer	1	48	Points to instruction interrupted by exception
Data Pointer	1	48	Points to operand interrupted by exception

**x86** Processor Registers 2022

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 V R M F S F T F Z F P F С Ν 0 0 A C D Ι А 1 D 0 0 0 0 0 0 0 0 0 F F F F Т Ρ F F Ρ • X IDIdentification flag C DF = Direction flagXVIP = Virtual interrupt pending = Interrupt enable flag ХIF Virtual interrupt flag = Trap flag XVIF X TF Alignment check XAC S SF = Sign flag — XVMVirtual 8086 mode S ZF = Zero flag = XRF = Resume flagSAF = Auxiliary carry flag = Parity flag XNT Nested task flag S PF . X IOPL = I/O privilege levelS CF = Carry flag Overflow flag S OF S Indicates a Status Flag C Indicates a Control Flag X Indicates a System Flag Shaded bits are reserved



O. Arroyd

Universidad <u>de Costa Rica</u>



## **Interrupt Processing**

### Interrupts and Exceptions

- Interrupts
  - Generated by a signal from hardware and it may occur at random times during the execution of a program
  - Maskable
  - Nonmaskable
- Exceptions
  - Generated from software and is provoked by the execution of an instruction
  - Processor detected
  - Programmed
- Interrupt vector table
  - Every type of interrupt is assigned a number
  - Number is used to index into the interrupt vector table

Vector Number	Description	
0	Divide error; division overflow or division by zero	
1	Debug exception; includes various faults and traps related to debugging	
2	NMI pin interrupt; signal on NMI pin	Table
3	Breakpoint; caused by INT 3 instruction, which is a 1-byte instruction useful for debugging	ladie
4	INTO-detected overflow; occurs when the processor executes INTO with the OF flag set	16 2
5	BOUND range exceeded; the BOUND instruction compares a register with boundaries stored in memory and generates an interrupt if the contents of the register is out of bounds	10.5
6	Undefined opcode	<b>x86</b>
7	Device not available; attempt to use ESC or WAIT instruction fails due to lack of external device	Excention
<b>80</b> -	Double fault; two interrupts occur during the same instruction and cannot be handled serially	Exception
9	Reserved	- and
10	Invalid task state segment; segment describing a requested task is not initialized or not valid	
11	Segment not present; required segment not present	nterrunt
12	Stack fault; limit of stack segment exceeded or stack segment not present	meerrupt
13	General protection; protection violation that does not cause another exception (e.g., writing to a read-only segment)	-Vector
14	Page fault	
15	Reserved 2022	Table
16	Floating-point error; generated by a floating-point arithmetic instruction	
17	Alignment check; access to a word stored at an odd byte address or a doubleword stored at an address not a multiple of 4	
18	Machine check; model specific	
19–31	Reserved	()
32–255	User interrupt vectors; provided when INTR signal is activated	
Unshaded: exc Shaded: interru	ceptions O O O O O	

## The ARM Processor

ARM is primarily a RISC system with the following attributes:

- Moderate array of uniform registers
- A load/store model of data processing in which operations only perform on operands in registers and not directly in memory
- A uniform fixed-length instruction of 32 bits for the standard set and 16 bits for the Thumb instruction set

2022

- Separate arithmetic logic unit (ALU) and shifter units
- A small number of addressing modes with all load/store addresses determined from registers and instruction fields
- Auto-increment and auto-decrement addressing modes are used to improve the operation of program loops
  - Conditional execution of instructions minimizes the need for conditional branch



CO. Arrovi

ARM architecture supports seven execution modes

#### Most application programs execute in user mode

 While the processor is in user mode the program being executed is unable to access protected system resources or to change mode, other than by causing an exception to occur

Remaining six execution modes are referred to as privileged modes

 These modes are used to run system-softwareAdvantages to defining so many different privileged modes

The OS can tailor the use of system software to a variety of circumstances
Certain registers are dedicated for use for each of the privileged modes, allows swifter

changes in context

### **Exception Modes**

Have full access to system resources and can change modes freely

Entered when specific exceptions occur

•

6

Exception modes:

- Supervisor mode
- Abort mode
- Undefined mode
- Fast interrupt mode
- Interrupt mode

#### System mode:

- Not entered by any exception and uses the same registers available in User mode
- Is used for running certain privileged operating system tasks
- May be interrupted by any of the five exception categories

	Privileged modes									
	Exception modes									
User	System	Sup ervisor	Abort	Undefined	Interrupt	Fast Interrup				
R0	R0	R.O	R0	R.O	R0	R.0				
R1	R1	R1	R1	R1	R.1	R.1				
R2	R2	R2	R2	R2	R.2	R2				
R3	R3	R3	R3	R3	R.3	R.3				
R4	R4	R.4	R4	R4	R.4	R.4				
R.5	R.5	R.5	R.5	R.5	R.5	R.5				
R6	R.6	R.6	R6	R.6	R.6	R.6				
R7	R7	R7	R7	R7	R7	R7				
R <b>8</b>	R.8	R.8	R.8	R.8	R.8	R8_fiq				
R9	R9	R9	R9	R9	R9	R9_fiq				
R <b>1</b> 0	R10	R10	R <b>1</b> 0	R10	R10	R10_fiq				
R11	R11	R11	R11	R.11	R11	R11_fiq				
R <b>1</b> 2	R12	R12	R12	R.12	R12	R12_fiq				
R.13 (SP)	R.13 (SP)	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq				
R14 (LR)	R14 (LR)	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq				
R15 (PC)	R 15 (PC)	R15 (PC)	R15 (PC)	R15 (PC)	R15 (PC)	R15 (PC)				
CPSR	CPSR.	CPSR	CPSR.	CPSR	CPSR	CPSR				
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq				

SP = stack pointer LR = link register PC = program counter CPSR = current program status register SPSR = saved program status register



Exception type	Mode	Normal entry address	Description	
Reset S <sup>r</sup>	Supervisor	0x00000000	Occurs when the system is initialized.	
Data abort Al	Abort	0x0000010	Occurs when an invalid memory address has been accessed, such as if there is no physical memory for an address or the correct access permission is lacking.	
FIQ (fast interrupt) FI	FIQ	0x0000001C	Occurs when an external device asserts the FIQ pin on the processor. An interrupt cannot be interrupted except by an FIQ. FIQ	Table
			is designed to support a data transfer or channel process, and has sufficient private registers to remove the need for register	<b>6-16.4</b>
			saving in such applications, therefore minimizing the overhead of context switching. A fast interrupt cannot be interrupted.	
IRQ (interrupt) IF	IRQ	0x0000018	Occurs when an external device asserts the IRQ pin on the processor. An interrupt cannot be interrupted except by an FIQ.	<b>ARM</b>
Prefetch abort A	Abort	0x000000C	Occurs when an attempt to fetch an instruction results in a memory fault. The exception is raised when the instruction	Interrup
			enters the execute stage of the pipeline.	2 Vector
Undefined instructions U	Undefined	0x00000004	Occurs when an instruction not in the instruction set reaches the execute stage of the pipeline.	
Software interrupt Si	Supervisor	0x0000008	Generally used to allow user mode programs to call the OS. The user program executes a SWI instruction with an argument that identifies the function the user wishes to perform.	

### **Summary**

## •Processor Structure and Function

### Chapter 16

- Processor organization
- Register organization
  - User-visible registers
  - Control and status registers
- Instruction cycle
  - The indirect cycle
  - Data flow
- The x86 processor family
  - Register organization
  - Interrupt processing

- Instruction pipelining
  - Pipelining strategy
  - Pipeline performance
  - Pipeline hazards
  - Dealing with branches
  - Intel 80486 pipelining
- The Arm processor
  - Processor organization
    - Processor modes
    - Register organization
    - Interrupt processing